datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site
HOME  >>>  Mitsumi  >>> M2S56D20TP PDF

M2S56D20TP Datasheet PDF - Mitsumi

Part Name
Description
MFG CO.
Other PDF
  no available.
PDF
M2S56D20TP Datasheet PDF : M2S56D20TP pdf     
M2S56D20TP-10 image

DESCRIPTION
M2S56D20TP is a 4-bank x 16777216-word x 4-bit, M2S56D30TP is a 4-bank x 8388608-word x 8-bit, double data rate synchronous DRAM, with SSTL_2 interface. All control and address signals are referenced to the rising edge of CLK. Input data is registered on both edges of data strobe, and output data and data strobe are referenced on both edges of CLK. The M2S56D20/30 TP achieves very high speed data rate up to 133MHz, and are suitable for main memory in computer systems.

FEATURES
- Vdd=Vddq=2.5v±0.2V
- Double data rate architecture; two data transfers per clock cycle
- Bidirectional, data strobe (DQS) is transmitted/received with data
- Differential clock inputs (CLK and /CLK)
- DLL aligns DQ and DQS transitions with CLK transitions edges of DQS
- Commands entered on each positive CLK edge;
- data and data mask referenced to both edges of DQS
- 4 bank operation controlled by BA0, BA1 (Bank Address)
- /CAS latency- 1.5/2.0/2.5 (programmable)
- Burst length- 2/4/8 (programmable)
- Burst type- sequential / interleave (programmable)
- Auto precharge / All bank precharge controlled by A10
- 8192 refresh cycles /64ms (4 banks concurrent refresh)
- Auto refresh and Self refresh
- Row address A0-12 / Column address A0-9,11(x4)/ A0-9(x8)
- SSTL_2 Interface
- 400-mil, 66-pin Thin Small Outline Package (TSOP II)
- FET switch control(/QFC)
- JEDEC standard

 

Part Name
Description
PDF
MFG CO.
1M x 32Bit x 4 Banks with Bi-directional Data Strobe and DLL Double Data Rate Synchronous DRAM
Samsung
268,435,456-bit CMOS Low Power Double Data Rate Synchronous DRAM
SK HYNIX
1M x 32Bit x 4 Banks Double Data Rate Synchronous DRAM with Bi-directional Data Strobe and DLL
Samsung
1M x 32Bit x 4 Banks Graphic Double Data Rate Synchronous DRAM with Bi-directional Data Strobe and DLL
Samsung
536,870,912-BIT (8,388,608-WORD BY 64-BIT) Double Data Rate Synchronous DRAM Module
MITSUBISHI ELECTRIC
4,831,838,208-BIT (67,108,864-WORD BY 72-BIT) Double Data Rate Synchronous DRAM Module
MITSUBISHI ELECTRIC
1,073,741,824-BIT (16,777,216-WORD BY 64-BIT) Double Data Rate Synchronous DRAM Module
MITSUBISHI ELECTRIC
4,294,967,296-BIT (67,108,864-WORD BY 64-BIT) Double Data Rate Synchronous DRAM Module
MITSUBISHI ELECTRIC
4,831,838,208-BIT (67,108,864-WORD BY 72-BIT) Double Data Rate Synchronous DRAM Module
MITSUBISHI ELECTRIC
256M Single Data Rate Synchronous DRAM
Unspecified

Share Link: 

한국어 简体中文 日本語 русский español

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]